



Fig. 1c

. (



*



	St	Deco	ded pro values	perty ,		nt to:		de	,	
I.TLB property bits		761 VSI	200	Protected	Interpretation	Instructions sent to:	Collect profil trace-packe	Probe for translated code	VO mentory reference exceptions	
	00	Тар	Тар	no	Native code observing native RISCy calling conventions	Native decoder	No	No	Fault if SEG.tio	
	01	Тар	x86	no	Native code observing x86 calling conventions	Native decoder	No	No	Fault if SEG.tio	
1	10	x86	x86	no	x86 code, unprotected - TAX! profile collection only	x86 HW converter	If enabled	No	Trap if profiling	
1	11	x86	x86 '	yés	x86 code, protected - TAX! code may be available	x86HW converter	If enabled	Based on I- TLB probe attributes	Trap if profiling	

13 182

184

Fig : 22

Significance of the I-TLB property bits

Transition (source => dest) **Handler Action** ISA & CC property values 212-00 => 00No transition exception 214 2 00 => 01VECT_xxx_X86_CC exception - handler converts from native to x86 conventions 00 => 1xVECT_xxx_X86_CC exception - handler converts from native to x86 conventions, 2162 sets up expected emulator and profiling state 01 => 00VECT_xxx_TAP_CC exception - handler converts from x86 to native conventions 2187 2202 01 => 01No transition exception 01 => 1xVECT_X86_ISA exception [conditional based on PCW.X86_ISA_ENABLE flag] 2227 - sets up expected emulator and profiling state 2247 1x => 00VECT_xxx_TAP_CC exception - handler converts from x86 to native conventions 1x => 01VECT_TAP_ISA exception [conditional based PCW.TAP_ISA_ENABLE flag] 226z - no convention conversion necessary 228 1x => 10No transition exception - [profile complete possible, probe possible] 230 1x => 11No transition exception - [profile complete possible, probe NOT possible]


Fig. 2b

ISA & CC transition exception flow

	name	description	type		
2422	VECT_call_X86_CC	push args, return address, set up x86 state	fault on target instruction		
2442	VECT_jump_X86_CC	set up x86 state	fault on target instruction		
2462	VECT_ret_no_fp_X86_CC	return value to eax:edx, set up x86 state	fault on target instruction		
2482	VECT_ret_fp_X86_CC	return value to x86 fp stack, set up x86 state	fault on target instruction		
2504	VECT_call_TAP_CC	x86 stack args, return address to registers	fault on target instruction		
252-	VECT_jump_TAP_CC	x86 stack args to registers	fault on target instruction		
254z	VECT_ret_no_fp_TAP_CC	return value to RV0	fault on target instruction		
2562	VECT_ret_any_TAP_CC	return type unknown, setup RV0 and RVDP	fault on target instruction		

Fia. Zc

CC transition exceptions






Fig. 3b




Fig.3c




Fig. 3d





Fig. 3e

: .;






Fig. 3g

```
X86-to-Tapestry transition exception handler
    // This handler is entered under the following conditions:
    // 1. An x86 caller invokes a native function
    // 2. An x86 function returns to a native caller
    // 3. x86 software returns to or resumes an interrupted native function following
        an external asynchronous interrupt, a processor exception, or a context switch
              - 321
    dispatch on the two least-significant bits of the destination address
                      // calling a native subprogram
    case "00"
        // copy linkage and stack frame information and call parameters from the memory
        // stack to the analogous Tapestry registers
                                                                                                      322
                              // set up linkage register
        LR \leftarrow [SP++]
        AP \leftarrow SP
                              // address of first argument ~ 324
                             // allocate return transfer argument area
        SP \leftarrow SP - 8
        SP \leftarrow SP & (-32)
                             // round the stack pointer down to a 0 mode 32 boundary - 327
        XD \leftarrow 0
                              // inform callee that caller uses X86 calling conventions - 328
    case "01"
                      // resuming an X86 thread suspended during execution of a native routine
        if the redundant copies of the save slot number in EAX and EDX do not match or if
Veril View II & View B II Gent Veril
              the redundant copies of the timestamp in EBX:ECX and ESI:EDI do not match {
              // some form of bug or thread corruption has been detected
              goto TAPESTRY_CRASH_SYSTEM( thread-corruption-error-code ) ~ 372
                                                                                                              370
        save the EBX:ECX timestamp in a 64-bit exception handler temporary register
              (this will not be overwritten during restoration of the full native context)
        use save slot number in EAX to locate actual save slot storage
#
        restore full entire native context (includes new values for all x86 registers) —375
}:≛
        if save slot's timestamp does not match the saved timestamp {
              // save slot as been reallocated; save slot exhaustion has been detected
              goto TAPESTRY_CRASH_SYSTEM( save-slot-overwritten-error-code ) ~ 377
        free the save slot ~ 378
    case "10"
                      // returning from X86 callee to native caller, result already in registers
                                                    // in case result is 64 bits ~ 333
                                                                                                       332
        RV0 < 63:32 \leftarrow edx < 31:00 >
        convert the FP top-of-stack value from 80 bit X86 form to 64-bit form in RVDP ~ 334
                                                    // restore SP from time of call ~ 337
         SP \leftarrow ESI
                      // returning from X86 callee to native caller, load large result from memory
    case "11"
        RV0..RV3 ← load 32 bytes from [ESI-32] // (guaranteed naturally aligned) ~330
                                                    // restore SP from time of call ~ 337
        SP \leftarrow ESI
    EPC \leftarrow EPC \& -4
                              // reset the two low-order bits to zero ~ 336
    RFE ~ 338
```

Fig. 3h

```
Tapestry-to-X86 transition exception handler
    // This handler is entered under the following conditions:
    // 1. a native caller invokes an x86 function
    // 2. a native function returns to an x86 caller
    switch on XD<3:0> { ~ 341
                                    // result type is floating point
    XD RET FP:
         F0/F1 ← FINFLATE.de( RVDP ) // X86 FP results are 80 bits
         SP \leftarrow from RXA save
                                            // discard RXA, pad, args
         FPCW ← image after FINIT & push // FP stack has 1 entry
         goto EXIT
    XD RET WRITEBACK:
                                            // store result to @RVA, leave RVA in eax
                                            // address of result area
         RVA \leftarrow from RXA save
         copy decode(XD<8:4>) bytes from RV0..RV3 to [RVA]
         eax \leftarrow RVA
                                            // X86 expects RVA in eax
         SP \leftarrow from RXA save
                                            // discard RXA, pad, args
         FPCW ← image after FINIT
                                                   // FP stack is empty
H S Kin H B H. B Bull
         goto EXIT
    XD_RET_SCALAR:
                                    // result in eax:eda
         edx<31:00> \leftarrow eax<63:32>
                                            // in case result is 64 bits
13
         SP \leftarrow from RXA save
                                            // discard RXA, pad, args
FPCW ← image after FINIT
                                                   // FP stack is empty
         goto EXIT
Q}
    XD CALL HIDDEN TEMP: // allocate 32 byte aligned hidden temp
         esi ← SP
                                            // stack cut back on return
SP \leftarrow SP - 32
                                            // allocate max size temp
                                            // RVA consumed later by RR
        RVA \leftarrow SP
¥. $
        LR<1:0> ← "11"
                                            // flag address for return & reload ~ 345
        goto CALL COMMON
    default:
                                    // remaining XD_CALL_xxx encodings
        esi ← SP
                                            // stack cut back on return
        LR<1:0> ← "10"
                                            // flag address for return
CALL COMMON:
        interpret XD to push and/or reposition args
                                                         ~ 347
        [--SP] \leftarrow LR
                                            // push LR as return address
EXIT:
        setup emulator context and profiling ring buffer pointer
    RFE ~ 349
                                            // to original target
}
```



interrupt/exception handler of Tapestry operating system:

// Control vectors here when a synchronous exception or asynchronous interrupt is to be // exported to / manifested in an x86 machine.

```
// The interrupt is directed to something within the virtual X86, and thus there is a possibility
// that the X86 operating system will context switch. So we need to distinguish two cases:
   either the running process has only X86 state that is relevant to save, or
   there is extended state that must be saved and associated with the current machine context
//
       (e.g., extended state in a Tapestry library call in behalf of a process managed by X86 OS)
if execution was interrupted in the converter – EPC.ISA == X86 {
       // no dependence on extended/native state possible hence no need to save any
       goto EM86 Deliver Interrupt(interrupt-byte)
} else if EPC.Taxi Active {
       // A Taxi translated version of some X86 code was running. Taxi will rollback to an
                                                                                                      353
       // x86 instruction boundary. Then, if the rollback was induced by an asynchronous external
       // interrupt Taxi will deliver the appropriate x86 interrupt. Else, the rollback was induced
       // by a synchronous event so Taxi will resume execution in the converter, retriggering the
       // exception but this time will EPC.ISA == X86
       goto TAXi Rollback( asynchronous-flag, interrupt-byte )
} else if EPC.EM86 {
       // The emulator has been interrupted. In theory the emulator is coded to allow for such
                                                                                                     354
// conditions and permits re-entry during long running routines (e.g. far call through a gate)
       // to deliver external interrupts
Ų
       goto EM86 Deliver Interrupt(interrupt-byte)
} else {
       // This is the most difficult case – the machine was executing native Tapestry code on
       // behalf of an X86 thread. The X86 operating system may context switch. We must save
       // all native state and be able to locate it again when the x86 thread is resumed.
                                                                                                         360
       allocate a free save slot; if unavailable free the save slot with oldest timestamp and try again
       save the entire native state (both the X86 and the extended state)
       save the X86 EIP in the save slot
       overwrite the two low-order bits of EPC with "01" (will become X86 interrupt EIP) ~ 363
       store the 64-bit timestamp in the save slot, in the X86 EBX:ECX register pair (and,
              for further security, store a redundant copy in the X86 ESI:EDI register pair)
       store the a number of the allocated save slot in the X86 EAX register (and, again for
              further security, store a redundant copy in the X86 EDX register)
       goto EM86_Deliver_Interrupt(interrupt-byte) ~ 369
```

350 A

Fig. 3j

}

```
typedef struct {
                                    // pointer to next-most-recently-allocated save slot 7
    save slot t*
                     newer;
                                    // pointer to next-older save slot
    save_slot_t *
                     older;
                                    // saved exception PC/IP
    unsigned int64
                     epc;
    unsigned int64
                                    // saved exception PCW (program control word)
                     pcw;
    unsigned int64
                     registers[63]; // save the 63 writeable general registers
                                    // other words of Tapestry context
                                    // timestamp to detect buffer overrun ~ 358
    timestamp t
                     timestamp;
                     save_slot_ID; // ID number of the save slot ~ 357
    int
                                           // full / empty flag ~ 359
    boolean
                     save slot is full;
} save slot t;
save_slot_t *
                     save_slot_head;
                                           // pointer to the head of the queue ~ 379 a
                                           // pointer to the tail of the queue
save slot t*
                     save slot tail;
```

system initialization

Kiin H B Kiin

:: 1:± reserve several pages of unpaged memory for save slots

Fig. 3k

Push LR as RA (ret addr)

Fig. 31

EPC<1:0> ← 00





Fig.3m

14:0







Fig. 30



7 entry trace packet

	Entry	Event Code	Done Addr	Next Addr	
- {		64	bit time stamp		
,)	1	ret	x86 context	phys X:f	~ 4 3 0 ~ 440, 45
' {	2	new page	phys Y:g	phys Y:h	~ 440, 45
- 1	3	jcc forward	phys Y:i	phys Y:k	~ 440
-	4	jnz backward	phys Y:l	phys X:a	~440
- [5	seq; env change	x86 context	phys X:b	~430
- 1	6	ip-rel near call	phys X:c	phys Z:d	~ 440
	7	near ret	phys Z:e	phys X:f	~440

Fig.4a

	٠,	1111 <u> </u>	O o	414	4	418	9	9.
	Source	Code 402	Event	Reuse event code	Profileable event	Initiate packet	Probeable event	Probe event bit - ITLB probe attribute or Emulator probe
((:[0.0000	Default (x86 transparent) event, reuse all converter values	yes	1	no	w. 18 - 19	企业
1 (1	0.0001	Simple x86 instruction completion (reuse event code)	yes		no	in to the second	
412 }		0.0010	Probe exception failed	yes		no	7	euse event
1 1		0.0011	Probe exception failed, reload probe timer	yes	inti	NO		
1 ~	entry)	0.0100	,flush event	no	no	no	по	•
1	t en	0.0101	Sequential; execution environment changed - force event	no	yes	no	по	
/	at Point	0.0110	Far RET	no	yes	yes	no	-
410	15	0.0111	IRET	no	yes	no	по	-
)	Į į	0.1000	Far CALL	no	yes	yes	yes	Far call
	RFE (Context_	0.1001	Far JMP	no	yes	yes	no	•
	(E)	0.1010	Special; emulator execution, supply extra instruction data ^a	no	yes	no	no	-
B. 15	RF	0.1011	Abort profile collection	no	no	по	no	•
		0.1100	x86 synchronous/asynchronous interrupt w/probe (GRP 0)	no	yes	yes	yes	Emulator probe
::≠ :{		0.1101	x86 synchronous/asynchronous interrupt (GRP 0)	no	yes	yes	no	-
:≈ ≄ :₹		0.1110	x86 synchronous/asynchronous interrupt w/probe (GRP 1)	no	yes	yes	yes	Emulator probe
J C		0.1111	x86 synchronous/asynchronous interrupt (GRP 1)	no	yes	yes	no	-
ii k iins iim. ii k iim. ii k iins iins		1.0000	IP-relative JNZ forward (opcode: 75, 0F 85)	no	yes	yes	no	•
	İ	1.0001	IP-relative JNZ backward (opcode: 75, 0F 85)	по	yes	yes	yes	Jnz
:≛	ŀ	1.0010	IP-relative conditional jump forward - (Jcc, Jcxz, loop)	no	yes	yes	no ,	-
	I	1.0011	IP-relative conditional jump backward - (Jcc, Jcxz, loop)	no	yes	yes	yes	Cond jump
: # : #	ifty.	1.0100	IP-relative, near JMP forward (opcode: E9, EB)	по	yes	yes	no	-
≈	ē	1.0101	IP-relative, near JMP backward (opcode: E9, EB)	no	yes	yes	yes	Near jump
	(Near_Edge	1.0110	RET/ RET imm16 (opcode C3, C2/w)	no	yes	yes	no	-
		1.0111	IP-relative, near CALL (opcode: E8)	no	yes	yes	yes	Near call
404	Se.	1.1000	REPE/REPNE CMPS/SCAS (opcode: A6, A7, AE, AF)	no	yes	no	no	•
1	ter	1.1001	REP MOVS/STOS/LDOS (opcode: A4, A5, AA, AB, AC, AD)	no	yes	no	no	-
1	Converter	1.1010	Indirect near JMP (opcode: FF /4)	no	yes	yes	no	•
	ΰ	1.1011	Indirect near CALL (opcode: FF /2)	no	yes	yes	yes	Near call
1		1.1100	load from I/O memory (TLB.asi != 0) { not used in T1 }	no	yes	по	no	-
- 1		1.1101	available for expansion	No	No	no	no	2.15.15.15
1		1.1110	Default converter event; sequential 406	по	no	no	no	•
		1.1111	New page (instruction ends on last byte of a page frame or straddles across a page frame boundary)	no	yes	no	no	-

a. Used by emulator for new x86 opcodes. Extra information supplied in Taxi_Control.special_opcode bits.


Code Code Context At Point profile trace-packet entry A32	_				ψt	, · ·
432	不不		m 04	8	00	
432		>1	ოო	4-	0-	
432			დ 4	Se.	90	Λ
432	tate	뜃	ညအ	5	Om	8
432	S X	헐	ကမ	o T	04	T
432	الج الجارية Stac	힟	73	3	0	pt.
432	43 P.S	2	ကထ); [0	·
432) 6 H	-	ოთ		.02	
432	\ %		40	1:	0 &	
432		S	4-	ĕ	00	_
A32		ξ	40	Z	-0	ntry
431	<u>- </u>	zqui	40	-		et e
431		g	44	ω ₁	-2	nack
431		oodc	40	143	1 د	t-əɔ
431	:	ial_	4 0	#	-4	tra
431	\$. 4	spec	41	<u>e</u> -	+ი	jile
431	4	itrol.	400	<u>_</u>	~ ∞	t pr
431		\ \ode{S}_{-}	40	<u> </u>		oin
431	;	Taxi	ဝသ	ا ا	-∞	7
431	作不	աաs	24-	9	-0	*
431	80 I		52	चि -	00	nte
3 3 2 2 2 2 2 2 2 3 2 3 2 3 2 3 2 4 3 2 3 2	4. bo		ဟက	B	74-	S
3 3 2 2 2 2 2 2 3 3 3 3 3 5 6 5 6 6 6 6 6 6 6 6 6 6 6 6) Ĕ		υ4		777	ر د ا
431			വ	這	26	4
3 3 2 2 2 2 2 2 3 3 3 3 2 2 2 2 2 3 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	下本	0500	ဟမ	¥	N4	ق.
3 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 2 2	32- SS -	 	ł	19	252	11
3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	size		- 1	 	700	
3 3 2 4 6 6 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		-		-	72	
13 2 2 4 2 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	- \ \	-	1	81	87	
0 0m m-		0	ω-	₹ o	85	
0 0m m-	$\widetilde{\omega}$	0	90	₩ Ø	mo	•
	4		_ω _ω		ω-	
	, v			<u> </u>	_	

First Byte Offset 445 ოო ოთ Done: Done; Last Byte Page Frame # 4世 ပ ဝ 50 ကက ດທ ഗ മ ကထ ကတ 80 8 စက

_				
3		0	0	
.	; ;	0	-	
,	πset	0	7	
K	5_	0	ო	
	<u>u</u>	0	4	
	באַ	0	လ	
	FIrst B	0	ဖ	
li		0	^	
-	¥.	0	Φ	
	Ġ J	0	တ	
	-	-	0	
L		-	-	
9		-	0	
r	n –	-	က	
	⊭⊺ Ծ-	-	4	
	Frame	-	ည	
L		-	ထ	
	<u>ი</u> _	-	7	
	'age I	-	Φ	
1 L	1	-	ထ	
1 .	χe	7	0	
	מ שר	7	~	
		7	0	
	닠	7	ო	•
	<u>X</u>	. 2	4	
	ž	7	S	K
	_	7	0	3
L		2	^	1
֓֟֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	批	2	Ø	
Veries	/ent	7	0	
S	6	က	0	
L		က	_	

Fig. 4c) Near_Edge profile trace-packet entry

15




		00	
] 6	0	
0	8	70	
489	Packet_Reg	30	
	Pa	04	Δ.
		0	₽
	Z	00	7,
	zqu	0 0 0 0	Axi_State processor register
		08	gist
9	Lat	00	or re
484 487 486	Event_Code_Latch	-0	essc
	in Lo		roc
487	Eve	-2	ite j
4	7(− €	Ste
184	zqw	-4	Taxi
A.	breq	- 3	
		-0	<u> </u>
620	۔ پد	-	44.
9,	Mas	-∞	لْلَا
A	Probe Mask	-6	
,	d .	00	
;		4 -	
	20	44	
. (Ш	200	
0	ant	4	
029	Ē	910	
j	edo.	70	
	δ. σ.	75	
	ecoded_Probe_Even	700	
32	[مً	000	
4	zqui	၈၀	
<u>`</u>	bsct	ω÷	
-			

	00
	0-
029	00
9	ဝ၈
	04
ner	လဝ
me	ြစ
F	0
၅	ဝစ
2	ဝဏ
┗.	-0
	77
	4- W
	-4
	5
	0
2	∞
4,	-0
	00
jer	- 77
—	22
	-
Ţ	700
file_Tir	2.4 2.8
rofile_Tir	718
Profile_Tir	2 9 2 4 4 2 3 2 8 3 2 2 8 3 2 2 2 2
Profile_Tir	2 2 2 2 7 6 5 4 3 3
Profile_Tir	8 7 8 5 2 2 8 4 3
Profile_Tir	2 2 2 2 2 2 8 8 7 8 5 4 3
Profile_Tir	8 7 8 5 2 2 8 4 3

Fig.4i

Taxi_Timers processor register



taxi profile entry generation




Fig. 5b




Fig. 6a



Event code from RFE restarting converter

RFE or previous converter cycle





Fig. 6b

650: Pi of 660 670: Ti ar 672: Opp	LA 650 processes the event code to produce at most one of five classifications f the event, "jnz" 660, "conditional jump" 661, "near jump" 662, "near call" 63, "far call" 664, or "emulator probe" 665 The bit 660-665 is ANDed with the probe page properties 624 from TLB 116 and Taxi_State.Probe_Mask 620 R together the products of the ANDs. The sum of the OR represents the redicate "the event code 592 is an event on a page whose probeable event bit is currently enabled in Taxi State.Probe Mask 620 and the TLB copy of the
if 690: C w	ND the sum of the OR together with several machine context predicates to see this is a probeable event onsult the bit vector to verify that the probeable event is in an address range with a corresponding translated code segment xecute a TAXi instruction to materialize a Context_At_Point entry describing are current machine state, to supply arguments to the probe exception handler reliver a probe exception to transfer control to the software exception handler reliver a probe exception to transfer control to the address of the target of the event
E 64	was a PIPM entry found? Mismatch Was a PIPM entry found. Mismatch Was a PIPM entry foun

Fig. 6c







FIGURE 7c. The 64-bit DMU Status register






FIGURE Te Sector match logic




FIGURE 7 SMR allocation




FIGURE 79 MPF update logic





FIGURE 7h DMU_Status read



		Meaning
Command	Bit	
Bit	Position	the DMII Enable flag
D	5	Disable monitoring of DMA writes by clearing the DMU Enable flag
E	4	Enable monitoring of DMA writes by setting the DMU Enable flag.
		Reset all SMRs: clear all A and MPF bits and clear the DMU Overrun flag
R		Allocate an inactive SMR on a failed search
Α	2	
М	1	Allow MPF modifications
X	0	New MPF bit value to record on successful search (or allocation)

Fig. 7j 9 DMU Commands

М	X	Action
0	-	Inhibit modification of the MPF bit
1	0	Clear the corresponding MPF bit
1	i	Set the corresponding MPF bit




800	.	()	310 T	Ιo									waqaa		
EN	PR	•	DT(1:4	11	W	х	PAGE	В	D	G		LIMIT[19:0]		BASE[31	:0]
63	62	61			57	56	55	54	53	52	51	32	31		0


	Size	Bit(s)	<u>Name</u>	Function
5 Jane. 5 Jane.	1	63	SEG.EN	enables segment limit/protection
\$2.00 _ 0.00 _ 0.00	1	62	SEG.PR	checking chooses which protection bits
Kinn H Kinn				to use for page table protection - (O means PSW.UK or 1 means MISC.UK)
	3	61:59	SEG.AS	address space (only used when SEG.PAGE is 0)
:: ≈			SEG. EXT	address space extension (only used
4	3	58:56	SEG.RWX	<pre>when SEG.PAGE is 1) read/write/execute '1' means enabled - all 000 means it's an</pre>
E Sun	1	55	SEG.PAGE	invalid segment enables the paging system (translation
1	1	54	SEG.B	and checking) segment size (1 means 32-bit, 0
	1	53	SEG.D	means 16-bit) segment direction (0 means expand up)
	1	52	SEG.G	size of limit (1 means it's in 4k pages)
-	20	51:32	SEG.LIMIT	segment limit
	32	31:0	SEG?ASE	segment base

Fig. Bz



At code generation time:








Fig. 8c